



Pipeline Group Optimization on Disaggregated Systems

Andreas Geyer, Alexander Krause, Dirk Habich, Wolfgang Lehner

CIDR – January 10, 2023


State-of-the-Art Execution Model in DBMS

SQL Queries

 are transformed into pipeline-based query execution plans

Pipeline Properties

- each pipeline consists of multiple pipeline-friendly operators with a pipeline-breaking (sub-)operator at the end
- input data of a pipeline is partitioned into chunks, so that the chunks can be processed in parallel
- One pipeline after the other








Hardware Shifts to Disaggregation




Traditional Scale-Up

- Hard-wired setup
- Predictable latencies
- Elasticity
 - Very minimal on hardware level
 - Based on VM-level



Disaggregated Hardware


- Software composable system
- Altering hardware live
- Latency depending on physical distance





Pipelines on Disaggregated Hardware






- Operator push-down
- Existing systems like Farview [1]
- Limited applicability due to limited compute power of Smart-NIC



Pipelines on Disaggregated Hardware





- Shipping data to compute
- Multiple queries may lead to redundant data transfer
- Limited Operator Push-Down possible
- ≻ Idea: similar to group commits [2] \rightarrow grouped data access






Pipeline Groups



Building Pipeline Groups






- Batch and translate incoming queries
- Analyze resulting pipelines
- Group according to largest data overlap
- Schedule pipeline groups \rightarrow transfer needed data once



Storage Pool

Pipeline Execution on Disaggregated Hardware









Proof of Concept



Experimental Setup



RDMA simulated disaggregation

- 2 monolithic servers connected via InfiniBand
- Mellanox ConnectX-4 (up to 12.5 GB/s)
- CN: 384GB Memory; 4 Intel Xeon Gold 6130
- MN: 384GB Memory; 4 Intel Xeon Gold 5130



RDMA Benchmarks



Throughput Benchmark

- Sending data from MN to CN without using it
- Best possible performance for our RDMA implementation

12000 12000 10000 10000 Bandwidth [MiB/s] Bandwidth [MiB/s] 8000 8000 6000 6000 4000 4000 2000 2000 32 B 32.0 MiB 32 B 512 B 8.0 KiB 128.0 KiB 512 B 8.0 KiB 128.0 KiB 2.0 MiB 512.0 MiB 8.0 GiB 2.0 MiB 32.0 MiB 512.0 MiB 8.0 GiB Data Size Data Size **RDMA Buffer size RDMA Buffer size** 128 KiB ---- 256 KiB — 512 KiB 128 KiB ---- 256 KiB ----- 512 KiB

Take Away Message

- Our RDMA implementation comes close to the theoretical hardware performance of up to 12.5 GB/s
- > Validation for evaluating pipeline group approach on this network implementation



Consume Benchmark

- Sending data from MN to CN with operator on CN
- More realistic than throughput
- Close to throughput performance

Experimental Setup




RDMA simulated disaggregation

- 2 monolithic servers connected via InfiniBand
- Mellanox ConnectX-4 (up to 12.5 GB/s)
- CN: 384GB Memory; 4 Intel Xeon Gold 6130
- MN: 384GB Memory; 4 Intel Xeon Gold 5130

Query Template

SELECT SUM(col2 * col3)
FROM data
WHERE col1 < n</pre>



Data:

- Different columns, one column 1.5GB size
- Integer values between 0 and 100

Pipeline Groups

- Different queries of the same template
- Varying overlap of required columns

Selectivity:

• Values for n: 1, 25, 50, 75, 100



Pipeline Group Execution Benchmark




Heatmap

- Find best performing chunk and buffer sizes
- Showing time [s] for processing of pipeline
- Transfer asynchronous + interleaved with compute
- > Both values with significant impact

Data Overlap

- 512KiB Buffer and 4MiB Chunk size
- 4 pipelines executed fully parallel
- Overlap → how many of the needed 3 columns are shared between all 4 pipelines




Sharing opportunities allow for efficient latency hiding.



Future Work





- **1. Evaluate batching strategies**
- 2. Test grouping strategies

- 3. Implement work and data placement and scheduling
- 4. Integrate additional technologies (CXL)







Pipeline Group Optimization on Disaggregated Systems

Andreas Geyer, Alexander Krause, Dirk Habich, Wolfgang Lehner

Firstname.Lastname@tu-dresden.de

CIDR - January 10, 2023